

FIG. 1




FIG. 1

USAGE




FIG. 2

FIG. 3




FIG. 3




FIG. 4




FIG. 5

MAPPING HARDWARE MODELS TO RECONFIGURABLE BOARDS





FIG. 6

	F11	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	1	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0
F12	1	1	1	1	0	1	0	0	0	1	0	0	0	1	0	0
F13	1	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0
F14	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0	1
F21	0	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0
F22	1	1	0	0	1	1	1	1	0	1	0	0	0	1	0	0
F23	0	0	1	0	1	1	1	1	0	0	1	0	0	0	1	0
F24	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0	1
F31	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
F32	1	1	0	0	0	1	0	0	1	1	1	1	0	1	0	0
F33	0	0	1	0	0	0	1	0	1	1	1	1	0	0	1	0
F34	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0	1
F41	0	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1
F42	1	1	0	0	0	1	0	0	0	1	0	0	1	1	1	1
F43	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	1
F44	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1

FIG. 7

FPGA INTERCONNECTION




1/6 of total I/O pins of FPGA for interconnection


FIG. 8

FIG. 9

(A)



(B)



(C)




FIG. 9




FIG. 10




FIG. 11

ADDRESS POINTER INITIALIZATION




FIG. 12

FIG. 13




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17



(A)



(B)

FIG. 18




FIG. 19

DURING EVALUATION




FIG. 20





FIG. 21






FIG. 24

HARDWARE START-UP




FIG. 25

```

module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;

always@(posedge clock or negedge reset)
if(clock reset)
    q = 0;
else
    q = d;

endmodule

module example;
wire d1, d2, d3;
wire q1, q2, q3;

reg signin;
wire sigout;
reg clk, reset;

register reg1 (clk, reset, d1, q1);
register reg2 (clk, reset, d2, q2);
register reg3 (clk, reset, d3, q3);

assign d1 = signin ^ q3;
assign d2 = q1 ^ q3;
assign d3 = q2 ^ q3;
assign sigout = q3;

// a clock generator
always
begin
    clk = 0;
    #5;
    clk = 1;
    #5;
end

// a signal generator
always
begin
    #10;
    signin = $random;
end

// initialization
initial
begin
    reset = 0;
    signin = 0;
    #1;
    reset = 1;
    #5;
    $monitor($time, " %b, %b", signin, sigout);
    #1000 $finish;
end
end module

```

FIG. 26

CIRCUIT DIAGRAM




FIG. 27




FIG. 28

SIGNAL NETWORK ANALYSIS




FIG. 29

SOFTWARE/HARDWARE PARTITION RESULT




FIG. 30

HARDWARE MODEL





FIG. 31

PARTITION RESULT #1



(IGNORE I/O AND CLOCK EDGE REGISTER)

FIG. 32

LOGIC PATCHING




FIG. 34







FIG. 35



(C)




(D)

FIG. 35

I/O PIN OVERVIEW OF FPGA LOGIC DEVICE

FPGA : 10K130V, 10K250V with 599-pin PGA package



45 Dedicated I/O pins:

GCLK, FD_ BUS[31..0], F_RD, F_WR,
DATAXSFR, SHIFTIN, SHIFTOUT,
SPACE[2..0], EVAL, EV_REQ_N,
DEV_OE, DEV_CLRN

FIG. 36

FPGA INTERCONNECT BUSES




FIG. 37

BOARD CONNECTION - SIDE VIEW

DUAL-BOARD
CONFIGURATION




FIG. 38(A)

SIX BOARD
CONFIGURATION




FIG. 38(B)

SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 39

FPGA ARRAY CONNECTION BETWEEN BOARDS




FIG. 40(A)




FIG. 40(B)

FIG. 41(A)




FIG. 41(A)




FIG. 41(B)

FIG. 41(C)




FIG. 41(C)




FIG. 41(D)




FIG. 41(E)





FIG. 41(F)









- 1840  2x30 Header, SMD, component side
- 1841  2x30 Receptacle, SMD, solder side
- 1842  2x45, 2x30 Header, thru hole, component side
- 1843  2x45, 2x30 Receptacle, thru hole, solder side
- 1844  R-pack, SMD, component side
- 1845  R-pack, SMD, solder side

FIG. 43

TWO-BOARD CONFIGURATION
DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG. 44




FIG. 45




FIG. 46




FIG. 47

SIMULATION SERVER ARCHITECTURE




FIG. 48




FIG. 49

JOB SWAPPER




FIG. 50




FIG. 51

PRIORITY I { JOB A
JOB B

PRIORITY II { JOB C
JOB D

TIME-SHARED HARDWARE USAGE:




FIG. 52




FIG. 53

COMMUNICATION HANDSHAKE PROTOCOL




FIG. 54




FIG. 55




FIG. 56

FIG. 57 is a block diagram of a memory system 1200, which may be implemented in an FPGA or other programmable logic device. The system includes a memory array 1240, a memory controller 1241, and a memory interface 1242. The memory array 1240 is connected to the memory controller 1241 via a data bus 1243. The memory controller 1241 is connected to the memory interface 1242 via a control bus 1244. The memory interface 1242 is connected to an external memory device 1245 via a data bus 1246 and a control bus 1247. The system also includes a memory address counter 1248 and a memory data counter 1249. The memory address counter 1248 is connected to the memory array 1240 via a data bus 1250. The memory data counter 1249 is connected to the memory array 1240 via a data bus 1251. The system is controlled by a memory enable signal 1252 and a memory address signal 1253.




FIG. 57

MEMFSM - Memory Finite State Machine in CTRL_FPGA unit




FIG. 58

EVALFSM - EVAL Finite State Machine in each FPGA logic device




FIG. 59

[illegible]

FIG. 60

SIMULATION WRITE/READ CYCLE




FIG. 61

SIMULATION DATA TRANSFER TIMING

(WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=0)




FIG. 62

SIMULATION DATA TRANSFER TIMING

(WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=1)




FIG. 63

Typical User Design of PCI Add-on Cards






FIG. 64

Typical Hardware/Software Co-Verification



Typical Co-Verification by Using Emulator




 : running time at emulation speed
 The rest of the target system is running at full speed.

FIG. 66

SIMULATION




FIG. 67

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70

CONTROL OF DATA-OUT CYCLE




FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72

CONTROL OF DATA-OUT CYCLE




FIG. 73

090445 "03" 5743650




FIG. 74

SHIFT REGISTER




FIG. 75(A)

HOLD TIME ASSUMPTION FOR SHIFT REGISTER








FIG. 75(B)

MULTIPLE FPGA MAPPING FOR SHIFT REGISTER




HOLD TIME VIOLATION BY LONG CLOCK SKEW



[illegible]


TIMING ADJUSTMENT BY ADDING DELAY





(Prior Art)

FIG. 78

GLOBAL RETIMING





Legend

-  Controlled by the global reference clock.
-  FSM and I/O registers for retiming control.

(Prior Art)

FIG. 79

TIGF LATCH



TOP SECRET 243650

TIGF DFF

Original DFF




FIG. 81(A)

TIGF DFF and Edge Detector




FIG. 81(B)

GLOBAL TRIGGER SIGNAL




FIG. 82

RCC System




FIG. 83

The diagram illustrates a timeline with four marked points: t_0 , t_1 , t_2 , and t_3 . A horizontal line with an arrow at the end represents the timeline. A bracket above the line spans from t_1 to t_2 and is labeled "Simulation target range (VCD on demand)". A larger bracket below the line spans from t_0 to t_3 and is labeled "Simulation session range".

FIG. 84

[illegible]

TWO-ROW FPGA PER BOARD




FIG. 86

THREE-ROW FPGA PER BOARD




FIG. 87

FOUR-ROW FPGA PER BOARD

FIG. 88




FIG. 88

INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	C3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	S5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6

FIG. 89




FIG. 90

FIG. 91




FIG. 91




FIG. 92

Clock Specification




FIG. 93

Clock Generation Scheduler w/ Slices




FIG. 94

Clock Generation Slice




FIG. 95

Clock Generation Scheduler and Slices




FIG. 96

Figure 3 is a block diagram of the packet scheduler 3001. The diagram shows the internal components and signal flow of the scheduler. The Event Detector 3000 is connected to the Pkt Scheduler 3001. The Event Detector 3000 contains an XOR gate 3002, a D flip-flop 3003, and an AND gate 3004. The Pkt Scheduler 3001 contains a D flip-flop 3005, a D flip-flop 3006, a register 3007, and a logic block 3008. The logic block 3008 contains the equations: $R = \text{ScanStart} \& T_k$, $T_{kn} = T_{ki} \& \text{Ev} + T_k \& T_{ki}$, and $T_{ko} = T_k + T_{ki} \& \neg \text{Ev}$. The diagram shows the flow of signals between these components, including V_{cc} , ScanEnd , ScanStart , T_{ki} , T_{kn} , T_k , and T_{ko} .

FIG. 97




FIG. 98A




FIG. 98B

FIG. 99




FIG. 99




FIG. 100

FIG. 101




FIG. 101

0934743-094304




FIG. 105




FIG. 102

FIG. 103




FIG. 103

TOP SECRET 245650




FIG. 104